View MMDF2P02E-D_947856.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

? semiconductor components industries, llc, 2000 november, 2000 rev. 6 1 publication order number: mmdf2p02e/d mmdf2p02e power mosfet 2 amps, 25 volts pchannel so8, dual these miniature surface mount mosfets feature ultra low r ds(on) and true logic level performance. they are capable of withstanding high energy in the avalanche and commutation modes and the draintosource diode has a low reverse recovery time. minimos devices are designed for use in low voltage, high speed switching applications where power efficiency is important. typical applications are dcdc converters, and power management in portable and battery powered products such as computers, printers, cellular and cordless phones. they can also be used for low voltage motor controls in mass storage products such as disk drives and tape drives. the avalanche energy is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients. ? ultra low r ds(on) provides higher efficiency and extends battery life ? logic level gate drive can be driven by logic ics ? miniature so8 surface mount package saves board space ? diode is characterized for use in bridge circuits ? diode exhibits high speed, with soft recovery ? i dss specified at elevated temperatures ? avalanche energy specified ? mounting information for so8 package provided maximum ratings (t j = 25 c unless otherwise noted) (note 1.) rating symbol value unit draintosource voltage v dss 25 vdc gatetosource voltage continuous v gs 20 vdc drain current continuous @ t a = 25 c drain current continuous @ t a = 100 c drain current single pulse (t p 10 m s) i d i d i dm 2.5 1.7 13 adc apk total power dissipation @ t a = 25 c (note 2.) derate above 25 c p d 2.0 16 w mw/ c operating and storage temperature range t j , t stg 55 to 150 c single pulse draintosource avalanche energy starting t j = 25 c (v dd = 20 vdc, v gs = 10 vdc, peak i l = 7.0 apk, l = 10 mh, r g = 25 w ) e as 245 mj thermal resistance, junction to ambient (note 2.) r q ja 62.5 c/w maximum lead temperature for soldering purposes, 0.0625 from case for 10 seconds t l 260 c 1. negative sign for pchannel device omitted for clarity. 2. mounted on 2 square fr4 board (1 sq. 2 oz. cu 0.06 thick single sided) with one die operating, 10 sec. max. source1 1 2 3 4 8 7 6 5 top view gate1 source2 gate2 drain1 drain1 drain2 drain2 d s g 1 8 2 amperes 25 volts r ds(on) = 250 m device package shipping ordering information mmdf2p02er2 so8 2500 tape & reel so8, dual case 751 style 11 http://onsemi.com pchannel lyww marking diagram f2p02 l = location code y = year ww = work week pin assignment
mmdf2p02e http://onsemi.com 2 electrical characteristics (t a = 25 c unless otherwise noted) (note 1.) characteristic symbol min typ max unit off characteristics draintosource breakdown voltage (v gs = 0 vdc, i d = 250 m adc) temperature coefficient (positive) v (br)dss 25 2.2 vdc mv/ c zero gate voltage drain current (v ds = 20 vdc, v gs = 0 vdc) (v ds = 20 vdc, v gs = 0 vdc, t j = 125 c) i dss 1.0 10 m adc gatebody leakage current (v gs = 20 vdc, v ds = 0) i gss 100 nadc on characteristics (note 3.) gate threshold voltage (v ds = v gs , i d = 250 m adc) temperature coefficient (negative) v gs(th) 1.0 2.0 3.8 3.0 vdc static draintosource onresistance (v gs = 10 vdc, i d = 2.0 adc) (v gs = 4.5 vdc, i d = 1.0 adc) r ds(on) 0.19 0.3 0.25 0.4 ohm forward transconductance (v ds = 3.0 vdc, i d = 1.0 adc) g fs 1.0 2.8 mhos dynamic characteristics input capacitance (v 16 vd v 0 vd c iss 340 475 pf output capacitance (v ds = 16 vdc, v gs = 0 vdc, f = 1.0 mhz ) c oss 220 300 transfer capacitance f = 1 . 0 mhz) c rss 75 150 switching characteristics (note 4.) turnon delay time t d(on) 20 40 ns rise time (v dd = 10 vdc, i d = 2.0 adc, v gs =50vdc t r 40 80 turnoff delay time v gs = 5.0 vdc, r g = 6.0 w ) t d(off) 53 106 fall time r g 6.0 w ) t f 41 82 turnon delay time t d(on) 13 26 rise time (v dd = 10 vdc, i d = 2.0 adc, v gs =10vdc t r 29 58 turnoff delay time v gs = 10 vdc, r g = 6.0 w ) t d(off) 30 60 fall time r g 6.0 w ) t f 28 56 gate charge q t 10 15 nc (v ds = 16 vdc, i d = 2.0 adc, q 1 1.0 (v ds 16 vdc , i d 2 . 0 adc , v gs = 10 vdc) q 2 3.5 q 3 3.0 sourcedrain diode characteristics forward onvoltage (note 3.) (i s = 2.0 adc, v gs = 0 vdc) v sd 1.5 2.0 vdc reverse recovery time sfi 11 t rr 32 64 ns see figure 11 (i s = 2.0 adc, v gs = 0 vdc, t a 19 (i s 2 . 0 adc , v gs 0 vdc , di s /dt = 100 a/ m s) t b 12 reverse recovery storage charge q rr 0.035 m c 1. negative sign for pchannel device omitted for clarity. 3. pulse test: pulse width 300 m s, duty cycle 2%. 4. switching characteristics are independent of operating junction temperature.
mmdf2p02e http://onsemi.com 3 typical electrical characteristics figure 1. onregion characteristics figure 2. transfer characteristics figure 3. onresistance versus gatetosource voltage figure 4. onresistance versus drain current and gate voltage figure 5. onresistance variation with temperature figure 6. draintosource leakage current versus voltage 3.5 v 10 v r ds(on) , drain-to-source resistance (normalized) r ds(on) , drain-to-source resistance (ohms) r ds(on) , drain-to-source resistance (ohms) 0 0 0.4 0.8 1.2 1.6 2 0 2 3 v ds , drain-to-source voltage (volts) i d , drain current (amps) i d , drain current (amps) v gs , gate-to-source voltage (volts) 345 10 0.3 0.4 0.6 0.1 v gs , gate-to-source voltage (volts) i d , drain current (amps) 1 t j , junction temperature ( c) v ds , drain-to-source voltage (volts) 0.2 68 -50 0 50 100 150 4 1 0 3.3 v t j = 25 c v gs = 10 2 3 4 1 2.5 3 3.5 4 4.5 0.1 0.4 0.5 0.6 0.3 0.2 0 0.5 1 1.5 2 0 i dss , leakage (na) 100 10 04812 20 0.5 1.0 1.5 2.0 v gs = 10 v i d = 2 a 125 75 25 -25 v ds 10 v 25 c 100 c t j = -55 c v gs = 4.5 t j = 25 c 9 7 0.5 i d = 1 a t j = 25 c 16 3.7 v 3.9 v 4.1 v 4.3 v 4.5 v 5 v 4.7 v 7 v v gs = 0 v t j = 125 c 100 c
mmdf2p02e http://onsemi.com 4 power mosfet switching switching behavior is most easily modeled and predicted by recognizing that the power mosfet is charge controlled. the lengths of various switching intervals ( d t) are determined by how fast the fet input capacitance can be charged by current from the generator. the published capacitance data is difficult to use for calculating rise and fall because draingate capacitance varies greatly with applied voltage. accordingly, gate charge data is used. in most cases, a satisfactory estimate of average input current (i g(av) ) can be made from a rudimentary analysis of the drive circuit so that t = q/i g(av) during the rise and fall time interval when switching a resistive load, v gs remains virtually constant at a level known as the plateau voltage, v sgp . therefore, rise and fall times may be approximated by the following: t r = q 2 x r g /(v gg v gsp ) t f = q 2 x r g /v gsp where v gg = the gate drive voltage, which varies from zero to v gg r g = the gate drive resistance and q 2 and v gsp are read from the gate charge curve. during the turnon and turnoff delay times, gate current is not constant. the simplest calculation uses appropriate values from the capacitance curves in a standard equation for voltage change in an rc network. the equations are: t d(on) = r g c iss in [v gg /(v gg v gsp )] t d(off) = r g c iss in (v gg /v gsp ) the capacitance (c iss ) is read from the capacitance curve at a voltage corresponding to the offstate condition when calculating t d(on) and is read at a voltage corresponding to the onstate when calculating t d(off) . at high switching speeds, parasitic circuit elements complicate the analysis. the inductance of the mosfet source lead, inside the package and in the circuit wiring which is common to both the drain and gate current paths, produces a voltage at the source which reduces the gate drive current. the voltage is determined by ldi/dt, but since di/dt is a function of drain current, the mathematical solution is complex. the mosfet output capacitance also complicates the mathematics. and finally, mosfets have finite internal gate resistance which effectively adds to the resistance of the driving source, but the internal resistance is difficult to measure and, consequently, is not specified. figure 7. capacitance variation c, capacitance (pf) gate-to-source or drain-to-source voltage (volts) v gs , gate-to-source voltage (volts) q g , total gate charge (nc) 02 4 6 8 i d = 2 a t j = 25 c v gs 6 3 0 12 9 16 12 8 4 0 v ds qt q1 q2 q3 10 12 10 0 10 15 25 v gs v ds t j = 25 c v ds = 0 v v gs = 0 v 1000 800 600 400 200 0 20 c iss c oss c rss 55 c iss c rss 30 v ds , drain-to-source voltage (volts) figure 8. gatetosource and draintosource voltage versus total charge
mmdf2p02e http://onsemi.com 5 t, time (ns) r g , gate resistance (ohms) 100 1 100 10 10 i s , source current (amps) v sd , source-to-drain voltage (volts) 0.4 0.8 1.2 2 1.6 0.6 0.8 1.2 1.4 1.6 1 0 t j = 25 c vgs = 0 v v dd = 10 v i d = 2 a v gs = 10 v t j = 25 c t f t d(off) t d(on) t r figure 9. resistive switching time variation versus gate resistance figure 10. diode forward voltage versus current i s , source current t, time figure 11. reverse recovery time (t rr ) di/dt = 300 a/ m s standard cell density high cell density t b t rr t a t rr safe operating area the forward biased safe operating area curves define the maximum simultaneous draintosource voltage and drain current that a transistor can handle safely when it is forward biased. curves are based upon maximum peak junction temperature and a case temperature (t c ) of 25 c. peak repetitive pulsed power limits are determined by using the thermal response data in conjunction with the procedures discussed in an569, atransient thermal resistance general data and its use.o switching between the offstate and the onstate may traverse any load line provided neither rated peak current (i dm ) nor rated voltage (v dss ) is exceeded, and that the transition time (t r , t f ) does not exceed 10 m s. in addition the total power averaged over a complete switching cycle must not exceed (t j(max) t c )/(r q jc ). a power mosfet designated efet can be safely used in switching circuits with unclamped inductive loads. for reliable operation, the stored energy from circuit inductance dissipated in the transistor while in avalanche must be less than the rated limit and must be adjusted for operating conditions differing from those specified. although industry practice is to rate in terms of energy, avalanche energy capability is not a constant. the energy rating decreases nonlinearly with an increase of peak current in avalanche and peak junction temperature. although many efets can withstand the stress of draintosource avalanche at currents up to rated pulsed current (i dm ), the energy rating is specified at rated continuous current (i d ), in accordance with industry custom. the energy rating must be derated for temperature as shown in the accompanying graph (figure 13). maximum energy at currents below rated continuous i d can safely be assumed to equal the values indicated.
mmdf2p02e http://onsemi.com 6 figure 12. maximum rated forward biased safe operating area figure 13. maximum avalanche energy versus starting junction temperature 0.1 v ds , drain-to-source voltage (volts) 1 10 i d , drain current (amps) r ds(on) limit thermal limit package limit 0.01 v gs = 20 v single pulse t c = 25 c 10 0.1 dc 10 ms 1 100 100 mounted on 2 sq. fr4 board (1 sq. 2 oz. cu 0.06 thick single sided) with one die operating, 10s max. 100 m s 10 m s t j , starting junction temperature ( c) e as , single pulse draintosource avalanche energy (mj) 0 25 50 75 100 125 120 i pk = 7 a 200 150 280 80 40 160 240 typical electrical characteristics figure 14. thermal response figure 15. diode reverse recovery waveform di/dt t rr t a t p i s 0.25 i s time i s t b t, time (s) rthja(t), effective transient thermal resistance 1 0.1 0.01 d = 0.5 single pulse 1.0e-05 1.0e-04 1.0e-03 1.0e-02 1.0e-01 1.0e+00 1.0e+01 0.2 0.1 0.05 0.02 0.01 1.0e+02 1.0e+03 0.001 10 0.0175 w 0.0710 w 0.2706 w 0.5776 w 0.7086 w 107.55 f 1.7891 f 0.3074 f 0.0854 f 0.0154 f chip ambient normalized to q ja at 10s.
mmdf2p02e http://onsemi.com 7 information for using the so8 surface mount package minimum recommended footprint for surface mounted applications surface mount board layout is a critical portion of the total design. the footprint for the semiconductor packages must be the correct size to ensure proper solder connection interface between the board and the package. with the correct pad geometry, the packages will selfalign when subjected to a solder reflow process. mm inches 0.060 1.52 0.275 7.0 0.024 0.6 0.050 1.270 0.155 4.0 so8 power dissipation the power dissipation of the so8 is a function of the input pad size. these can vary from the minimum pad size for soldering to the pad size given for maximum power dissipation. power dissipation for a surface mount device is determined by t j(max) , the maximum rated junction temperature of the die, r q ja , the thermal resistance from the device junction to ambient; and the operating temperature, t a . using the values provided on the data sheet for the so8 package, p d can be calculated as follows: p d = t j(max) t a r q ja the values for the equation are found in the maximum ratings table on the data sheet. substituting these values into the equation for an ambient temperature t a of 25 c, one can calculate the power dissipation of the device which in this case is 2.0 watts. p d = 150 c 25 c 62.5 c/w = 2.0 watts the 62.5 c/w for the so8 package assumes the recommended footprint on a glass epoxy printed circuit board to achieve a power dissipation of 2.0 watts using the footprint shown. another alternative would be to use a ceramic substrate or an aluminum core board such as thermal clad . using board material such as thermal clad, the power dissipation can be doubled using the same footprint. soldering precautions the melting temperature of solder is higher than the rated temperature of the device. when the entire device is heated to a high temperature, failure to complete soldering within a short time could result in device failure. therefore, the following items should always be observed in order to minimize the thermal stress to which the devices are subjected. ? always preheat the device. ? the delta temperature between the preheat and soldering should be 100 c or less.* ? when preheating and soldering, the temperature of the leads and the case must not exceed the maximum temperature ratings as shown on the data sheet. when using infrared heating with the reflow soldering method, the difference shall be a maximum of 10 c. ? the soldering temperature and time shall not exceed 260 c for more than 10 seconds. ? when shifting from preheating to soldering, the maximum temperature gradient shall be 5 c or less. ? after soldering has been completed, the device should be allowed to cool naturally for at least three minutes. gradual cooling should be used as the use of forced cooling will increase the temperature gradient and result in latent failure due to mechanical stress. ? mechanical stress or shock should not be applied during cooling. * soldering a device without preheating can cause excessive thermal shock and stress which can result in damage to the device.
mmdf2p02e http://onsemi.com 8 typical solder heating profile for any given circuit board, there will be a group of control settings that will give the desired heat pattern. the operator must set temperatures for several heating zones and a figure for belt speed. taken together, these control settings make up a heating aprofileo for that particular circuit board. on machines controlled by a computer, the computer remembers these profiles from one operating session to the next. figure 12 shows a typical heating profile for use when soldering a surface mount device to a printed circuit board. this profile will vary among soldering systems, but it is a good starting point. factors that can affect the profile include the type of soldering system in use, density and types of components on the board, type of solder used, and the type of board or substrate material being used. this profile shows temperature versus time. the line on the graph shows the actual temperature that might be experienced on the surface of a test board at or near a central solder joint. the two profiles are based on a high density and a low density board. the vitronics smd310 convection/infrared reflow soldering system was used to generate this profile. the type of solder used was 62/36/2 tin lead silver with a melting point between 177189 c. when this type of furnace is used for solder reflow work, the circuit boards and solder joints tend to heat first. the components on the board are then heated by conduction. the circuit board, because it has a large surface area, absorbs the thermal energy more efficiently, then distributes this energy to the components. because of this effect, the main body of a component may be up to 30 degrees cooler than the adjacent solder joints. step 1 preheat zone 1 arampo step 2 vent asoako step 3 heating zones 2 & 5 arampo step 4 heating zones 3 & 6 asoako step 5 heating zones 4 & 7 aspikeo step 6 vent step 7 cooling 200 c 150 c 100 c 5 c time (3 to 7 minutes total) t max solder is liquid for 40 to 80 seconds (depending on mass of assembly) 205 to 219 c peak at solder joint desired curve for low mass assemblies desired curve for high mass assemblies 100 c 150 c 160 c 170 c 140 c figure 16. typical solder heating profile
mmdf2p02e http://onsemi.com 9 package dimensions style 11: pin 1. source 1 2. gate 1 3. source 2 4. gate 2 5. drain 2 6. drain 2 7. drain 1 8. drain 1 seating plane 1 4 5 8 n j x 45 k notes: 1. dimensioning and tolerancing per ansi y14.5m, 1982. 2. controlling dimension: millimeter. 3. dimension a and b do not include mold protrusion. 4. maximum mold protrusion 0.15 (0.006) per side. 5. dimension d does not include dambar protrusion. allowable dambar protrusion shall be 0.127 (0.005) total in excess of the d dimension at maximum material condition. a b s d h c 0.10 (0.004) dim a min max min max inches 4.80 5.00 0.189 0.197 millimeters b 3.80 4.00 0.150 0.157 c 1.35 1.75 0.053 0.069 d 0.33 0.51 0.013 0.020 g 1.27 bsc 0.050 bsc h 0.10 0.25 0.004 0.010 j 0.19 0.25 0.007 0.010 k 0.40 1.27 0.016 0.050 m 0 8 0 8 n 0.25 0.50 0.010 0.020 s 5.80 6.20 0.228 0.244 x y g m y m 0.25 (0.010) z y m 0.25 (0.010) z s x s m xxxxxx alyw so8 case 75107 issue v
mmdf2p02e http://onsemi.com 10 notes
mmdf2p02e http://onsemi.com 11 notes
mmdf2p02e http://onsemi.com 12 on semiconductor and are trademarks of semiconductor components industries, llc (scillc). scillc reserves the right to make changes without further notice to any products herein. scillc makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does scillc assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. atypicalo parameters which may be provided in scill c data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. all operating parameters, including atypicalso must be validated for each customer application by customer's technical experts. scillc does not convey any license under its patent rights nor the rights of others. scillc products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body , or other applications intended to support or sustain life, or for any other application in which the failure of the scillc product could create a sit uation where personal injury or death may occur. should buyer purchase or use scillc products for any such unintended or unauthorized application, buyer shall indemnify and hold scillc and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthori zed use, even if such claim alleges that scillc was negligent regarding the design or manufacture of the part. scillc is an equal opportunity/affirmative action employer. publication ordering information central/south america: spanish phone : 3033087143 (monfri 8:00am to 5:00pm mst) email : onlitspanish@hibbertco.com tollfree from mexico: dial 018002882872 for access then dial 8662979322 asia/pacific : ldc for on semiconductor asia support phone : 3036752121 (tuefri 9:00am to 1:00pm, hong kong time) toll free from hong kong & singapore: 00180044223781 email : onlitasia@hibbertco.com japan : on semiconductor, japan customer focus center 4321 nishigotanda, shinagawaku, tokyo, japan 1410031 phone : 81357402700 email : r14525@onsemi.com on semiconductor website : http://onsemi.com for additional information, please contact your local sales representative. mmdf2p02e/d efet and minimos are trademarks of semiconductor components industries, llc (scillc). thermal clad is a registered trademark of the bergquist company. north america literature fulfillment : literature distribution center for on semiconductor p.o. box 5163, denver, colorado 80217 usa phone : 3036752175 or 8003443860 toll free usa/canada fax : 3036752176 or 8003443867 toll free usa/canada email : onlit@hibbertco.com fax response line: 3036752167 or 8003443810 toll free usa/canada n. american technical support : 8002829855 toll free usa/canada europe: ldc for on semiconductor european support german phone : (+1) 3033087140 (monfri 2:30pm to 7:00pm cet) email : onlitgerman@hibbertco.com french phone : (+1) 3033087141 (monfri 2:00pm to 7:00pm cet) email : onlitfrench@hibbertco.com english phone : (+1) 3033087142 (monfri 12:00pm to 5:00pm gmt) email : onlit@hibbertco.com european tollfree access*: 0080044223781 *available from germany, france, italy, uk, ireland

▲Up To Search▲

Price & Availability of MMDF2P02E-D

	To Download MMDF2P02E-D Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .